|
|
1 INPUT / OUTPUT MEASUREMENTS c0 u4 s0 B$ f' s+ I
2 MAXIMUM INPUT TEST, @# t4 Q% H0 z3 R: q$ S& i! F5 k
3 MAXIMUM OUTPUT VOLTAGE TEST$ I, {' C; D5 [; C# Q4 v
4 OUTPUT CURRENT AND POWER MEASUREMENTS (5 S):
9 A" }% W7 U6 v! ~. V5 FULL-LOAD OUTPUT CURRENT$ ?) M" s5 u: W( E; d0 r1 v
6 HUMIDITY CONDITIONING
, p( S0 U; h( x- [& h! `0 L1 F7 ENCLOSURE LEAKAGE CURRENT TEST
4 B( }/ C6 e! E* A8 z" Q& x+ _) }8 NORMAL TEMPERATURE TEST, `& C1 V. [2 D: N" M9 c. I; ]
9 DIELECTRIC VOLTAGE-WITHSTAND TEST
, j+ R! x: n7 a: p0 `: t/ _- ABNORMAL TESTS - GENERAL" B9 l5 Z: n o' w
10 ABNORMAL TESTS - COMPONENT FAILURE TESTS
4 n( S& T7 O& ?1 ^# A11 DIELECTRIC VOLTAGE WITHSTAND AFTER COMPONENT FAILURE TESTS
/ w0 R5 l/ Q7 i" }$ F& w3 ]* j12 ABNORMAL TESTS - OUTPUT LOADING
" t* q T3 k" P( S; t- U& r/ d13 DIELECTRIC VOLTAGE WITHSTAND AFTER OUTPUT LOADING
6 t& b9 Y5 V( N6 }# E8 A14 TRANSFORMER BURNOUT TEST (SWITCH MODE DESIGN)
, O, G! a' X, M15 DIELECTRIC VOLTAGE WITHSTAND AFTER TRANSFORMER BURNOUT TEST (SWITCH MODE DESIGN)3 b* P& ]- Q) G, K7 m+ Q# B+ J( v
16 TRANSFORMER INSULATING MATERIALS
, |. s- `6 \+ C7 t8 K% v5 X6 `17 CAPACITOR DISCHARGE ENERGY. R9 ?2 M/ h1 V2 s$ L
18 BARE PWB DVW TEST
5 `6 k: w: \: N# ^; [19 MOLD STRESS-RELIEF CONDITIONING3 n) f9 q/ P: q8 ]7 |
20 IMPACT TEST (BALL) |
|
|关于安规|小黑屋|安规QQ群|Archiver|手机版|安规网
( 粤ICP13023453-10 )
窥视卡
雷达卡
发表于 2011-7-29 15:01
显身卡
发表于 2011-8-15 17:08