|
| DSH 710
9 L3 w. d0 Z! {- @' e
- |& T' O$ e! s" X6 x | Creepage/clearance9 D- O2 D! S( m% u/ ]! e
| 29.2
) f( ^4 ? U: `0 o! F4 z. d | 60335-1(ed.4)! a( y& g5 h, b+ S2 e1 x- k
| 7 Y* M% v8 Z9 I2 s
Question:
% I' M4 f7 p. h7 C: ^We have found situations in which a printed circuit board (PCB) with a declared CTI of 400 or higher, passes the test on the component side of the PCB, that is not lacquered, but does not pass the test on the printed circuit side with SMD components that is lacquered or varnished, and is typically in green colour.
, V9 P. `- d' k# D2 f1 - Do both sides need to comply with the required CTI, if the corresponding creepage distance so requires it?: }' @) N) p) o S4 t& V* r+ `
2 - On the other hand, it could be said that the varnish over the printed circuit side of the PCB allows us to consider that the creepage distance is not applicable. Therefore, the CTI would not be necessary. In our opinion, this consideration is not correct. Do you agree?
' t& Y+ J( B3 y9 b( b4 z3 - In any case, if the manufacturer wants to reduce the distances below the limits for the relevant CTI and pollution degree, the manufacturer could improve the pollution degree category by using a coating that is annex J compliant and apply the corresponding column for pollution degree 1 in tables 17 or 18. Do you agree?( f8 h$ B& A8 u# a. s
4 - Even in the case of a CTI certified raw material PCB, the varnished side of the final mounted PCB should be tested to the relevant CTI unless a valid CTI certificate is provided. Do you agree?
3 }' ^" f8 b8 kDecision:
& ]. h1 R+ v6 [. F: t1- If the varnish covers completely the PCB over the soldered components, no CTI is required for the varnish. CTI is required for the PCB under the varnish, and the corresponding distances must be required according to the varnish type 1 or 2.
" r; |$ b- G# s# Y+ n. c2- If there are relevant parts not varnished, for instance soldering points, the varnish has to comply with the corresponding CTI for the creepage distance in addition to the requirements under the varnish for the PCB.
3 @6 j( Y+ c% }! J- o G' s4 V$ |+ O5 w5 N
/ U. F$ {* s' z4 q' u
- t( |6 W. r/ t2 K
2 d5 X0 j: a: e- c
|
本帖子中包含更多资源
您需要 登录 才可以下载或查看,没有账号?注册安规
x
|